

FIG. 1

FIG. 2A




FIG. 2A




FIG. 2B

A3	A2	A1	A0	a number of changing bits
0	0	0	0	1
0	0	0	1	1
0	0	1	1	1
0	0	1	0	1
0	1	1	0	1
0	1	1	1	1
0	1	0	1	1
0	1	0	0	1
1	1	0	0	1
1	1	0	1	1
1	1	1	1	1
1	1	1	0	1
1	0	1	0	1
1	0	1	1	1
1	0	0	1	1
1	0	0	0	1
				total 16

FIG. 3




FIG. 4A




FIG. 4B




FIG. 5A

when program is developed

A3	A2	A1	A0	when data are created	relocation (A1=1)	relocation (A2=1)	relocation (A3=1)
0	0	0	0	table data 0	table data 0	table data 0	table data 0
0	0	0	1	table data 1	table data 1	table data 1	table data 1
0	0	1	0	table data 2	table data 3	table data 3	table data 3
0	0	1	1	table data 3	table data 2	table data 2	table data 2
0	1	0	0	table data 4	table data 4	table data 7	table data 7
0	1	0	1	table data 5	table data 5	table data 6	table data 6
0	1	1	0	table data 6	table data 7	table data 4	table data 4
0	1	1	1	table data 7	table data 6	table data 5	table data 5
1	0	0	0	instruction data 0	instruction data 0	instruction data 0	instruction data 7
1	0	0	1	instruction data 1	instruction data 1	instruction data 1	instruction data 6
1	0	1	0	instruction data 2	instruction data 3	instruction data 3	instruction data 4
1	0	1	1	instruction data 3	instruction data 2	instruction data 2	instruction data 5
1	1	0	0	instruction data 4	instruction data 4	instruction data 7	instruction data 0
1	1	0	1	instruction data 5	instruction data 5	instruction data 6	instruction data 1
1	1	1	0	instruction data 6	instruction data 7	instruction data 4	instruction data 3
1	1	1	1	instruction data 7	instruction data 6	instruction data 5	instruction data 2

programs to be processed in sequence

FIG. 5B

when program is executed

A3	A2	A1	A0	data
0	0	0	0	table data 0
0	0	0	1	table data 1
0	0	1	1	table data 2
0	0	1	0	table data 3
0	1	1	0	table data 4
0	1	1	1	table data 5
0	1	0	1	table data 6
0	1	0	0	table data 7
1	1	1	0	instruction data 0
1	1	1	1	instruction data 1
1	1	1	0	instruction data 2
1	1	1	1	instruction data 3
1	0	1	0	instruction data 4
1	0	1	1	instruction data 5
1	0	0	1	instruction data 6
1	0	0	0	instruction data 7

FIG. 5C




FIG. 6A




FIG. 6B




FIG. 7



FIG. 8




FIG. 9




FIG. 10 (PRIOR ART)




FIG. 11A

(PRIOR ART)




FIG. 11B

(PRIOR ART)




FIG. 12A
(PRIOR ART)




FIG. 12B
(PRIOR ART)

A3	A2	A1	A0	a number of changing bits
0	0	0	0	4
0	0	0	1	1
0	0	1	0	2
0	0	1	1	1
0	1	0	0	3
0	1	0	1	1
0	1	1	0	2
0	1	1	1	1
1	0	0	0	4
1	0	0	1	1
1	0	1	0	2
1	0	1	1	1
1	1	0	0	3
1	1	0	1	1
1	1	1	0	2
1	1	1	1	1
				total 30

FIG. 13
(PRIOR ART)




FIG. 14
(PRIOR ART)

The timing diagram shows the relationship between address signals (A0, A1) and data signals (S401, S402, S403, S404) over time. The address signals A0 and A1 are shown as step functions. The data signals S401, S402, S403, and S404 are shown as horizontal lines, indicating they are constant during the time intervals defined by the address signals. The signals are labeled as follows:

- A1
- A0
- S404
- S403
- S402
- S401